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Bifurcation Behavior in Parallel-Connected
Buck Converters
H. H. C. Iu and C. K. Tse
Abstract— This paper describes the bifurcation phenomena of a system
of parallel-connected dc/dc buck converters. The results provide useful in-
formation for the design of stable current sharing in a master–slave config-
uration. Computer simulations are performed to capture the effects of vari-
ation of some chosen parameters on the qualitative behavior of the system.
These are summarized in a series of bifurcation diagrams. In particular, it
is found that while variation of the voltage feedback gains leads to standard
period-doubling bifurcation, variation of the current sharing ratio leads to
border collision bifurcation. Analysis is presented to establish the possi-
bility of the bifurcation phenomena and to locate the current sharing ratio
at which border collision occurs.
Index Terms—Bifurcation, buck converter, parallel dc–dc converter.
I. INTRODUCTION
Paralleling power converters allows high current to be delivered to
loads without the need to employ devices of high power rating. The
main design issue in parallel converters is the control of the sharing
of current among the constituent converters. If a dc/dc converter is re-
garded as a voltage regulator that provides very stiff voltage to a load,
then it is theoretically impossible to put two such converters in parallel
feeding the same load and sharing equal current, unless the two con-
verters are perfectly identical. In practice, mandatory control is needed
to ensure proper current sharing, and many effective control schemes
have been proposed in the past [1]–[4]. One common approach is to em-
ploy an active control scheme to force the current in one converter to
follow that of the other. The essence of this control approach is to mon-
itor the difference of the output currents in two constituent converters
(i.e., current error) and incorporate this information in the main voltage
control loop. Specifically, for the case of two converters connected in
parallel, one converter simply has a voltage feedback control while the
other has an additional inner current loop that provides the current error
information which is used in turn to “adjust” the voltage feedback loop
to ensure equal sharing of current. Such a scheme is commonly known
as the master–slave current-sharing scheme [1], [3].
Nonlinear dynamics and bifurcation behavior are important topics of
investigation in power electronics [5]–[12]. As parallel converter sys-
tems gain popularity in power electronics applications, there is a strong
motivation for better understanding of their nonlinear dynamics and bi-
furcation behavior. In this paper, we attempt to probe into some non-
linear phenomena of a system of parallel-connected buck converters
controlled under a master–slave current-sharing scheme.
II. MASTER–SLAVE CONTROLLED PARALLEL-CONNECTED DC/DC
CONVERTERS
The system under study consists of two dc/dc converters which are
connected in parallel feeding a common load. The current drawn by
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Fig. 1. Block diagram of parallel-connected dc/dc converters under a
master–slave control.
Fig. 2. Pulse-width modulation (PWM) showing relationship between the
control voltage and the PWM output.
the load is shared properly between the two buck converters by the
action of a master–slave control scheme, as mentioned briefly in the
preceding section. Fig. 1 shows the block diagram of this master–slave
configuration.
Denoting the two converters as Converter 1 and Converter 2 as shown
in Fig. 1, the operation of the system can be described as follows. Both
converters are controlled via a simple pulse-width modulation (PWM)
scheme, in which a control voltage vcon is compared with a sawtooth
signal to generate a pulse-width modulated signal that drives the switch,
as shown in Fig. 2. The sawtooth signal of the PWM generator is given
by
vramp = VL + (VU   VL)
t mod T
T
(1)
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Fig. 3. Two parallel-connected buck converters.
where VL and VU are the lower and upper voltage limits of the ramp,
and T is the switching period. The PWM output is “high” when the
control voltage is greater than Vramp, and is “low” otherwise.
For Converter 1, the control voltage is derived from a voltage feed-
back loop, i.e.,
vcon1 = Voset  Kv1(v   Vref) (2)
where
Voset dc offset voltage that gives the steady-state duty cycle;
Vref reference voltage;
Kv1 voltage feedback gain for Converter 1.
For Converter 2, an additional current error signal, which is propor-
tional to the weighted difference of the output currents of the two con-
verters, determines the control voltage. Specifically we write the con-
trol voltage for Converter 2 as
vcon2 = Voset  Kv2(v   Vref ) Ki(i2  mi1) (3)
where
Kv2 voltage feedback gain of Converter 2;
Ki current feedback gain;
m current weighting factor.
Under this scheme, the output current of Converter 2 will follow that of
Converter 1 at a ratio ofm to 1, wherem > 0. Whenm = 1, we expect
equal current sharing. In much of the literature, Converter 1 is referred
to as the “master” which operates independently, and Converter 2 the
“slave” which imitates the master’s current value.
III. STATE EQUATIONS FOR TWO PARALLEL BUCK CONVERTERS
The foregoing section defines the essential control scheme that pro-
vides current sharing and output voltage regulation. In this section we
focus on a specific converter type and derive the state equations that
will be needed for subsequent simulation study as well as analysis
of the nonlinear phenomena of parallel-connected converters. Specif-
ically, we will focus on the buck converter which is a second-order
circuit comprising an inductor, a diode, a switch and a load resistance
connected in parallel with a capacitor. Fig. 3 shows two buck converters
connected in parallel. The presence of four switches (S1, S2, D1 and
D2) allows a total of 16 possible switch states, and in each switch state,
the circuit is a linear third-order circuit.
When the converters are operating in continuous conduction mode,
diode Di is always in complementary state to switch Si, for i = 1; 2.
That is, whenSi is on,Di is off, and vice versa. Hence, only four switch
states are possible during a switching cycle. These are: 1) S1 and S2
are on; 2) S1 is on and S2 is off; 3) S1 is off and S2 is on; and 4) S1
and S2 are off. The state equations corresponding to these switch states
are generally given by
_x =A1x +B1E; for S1 and S2 on
_x =A2x +B2E; for S1 on and S2 off
_x =A3x+B3E; for S1 off and S2 on
_x =A4x+B4E; for S1 and S2 off (4)
where E is the input voltage, x is the state vector defined as
x = [ v i1 i2 ]
T (5)
and the As and Bs for the case of two buck converters are given by (6)
and (7) as shown at the bottom of the page.
It is worth noting that the sequence of switch states, in general, takes
the order as written in (4), i.e., starting with “S1 and S2 on” and ending
with “S1 and S2 off” in a switching cycle. However, either “S1 on S2
off” or “S1 off S2 on” (not both) goes in the middle, depending upon
the duty cycles of S1 and S2. In the case where S1 has a larger duty
cycle, we should omit the third equation in (4), and likewise for the
case where S2 has a larger duty cycle. This should be taken care of in
the simulation and analysis.
A1 =A2 = A3 = A4 =
 
1
C(R+ rC)
R
C(R+ rC)
R
C(R+ rC)
 
R
L1(R+ rC)
 
1
L1
rCR
R+ rC
+ rL1  
1
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R+ rC
 
R
L2(R+ rC)
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1
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(7)
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TABLE I
COMPONENT VALUES AND STEADY-STATE VOLTAGES USED IN SIMULATION
Fig. 4. Bifurcation diagram with K as bifurcation parameter (K = 4,
K = 5 and m = 1), first period-doubling occurs when K = 4:47.
IV. SELECTED BIFURCATION PHENOMENA
BY COMPUTER SIMULATIONS
We now begin our investigation with computer simulations. Since we
are primarily concerned with system stability in conjunction with the
feedback design, we will focus our attention on the effects of varying
the various gains on the bifurcation behavior of the system. In partic-
ular, the gains Kv1, Kv2, Ki and m present themselves as design pa-
rameters that can be changed at will. We will henceforth focus on vari-
ation of these parameters.
Our simulation is based on the exact state equations derived in
Section III. Essentially, for each set of parameter values, time-domain
cycle-by-cycle waveforms are generated by solving the appropriate
linear equation in any sub-interval of time, according to the states of
the switches which are determined from values of the control voltages
vcon1 and vcon2. Sampled data are then collected at t = nT in the
steady state. With sufficient number of sets of steady-state data, we can
construct the bifurcation diagrams as required. Our computer program
automatically organizes bifurcation diagrams from time-domain
waveforms. The circuit parameters used in our simulations are shown
in Table I.
A large number of bifurcation diagrams have been obtained. In the
following, only representative bifurcation diagrams are shown, which
serve to exemplify the main findings concerning the bifurcation be-
havior of a system of parallel buck converters under a master–slave
sharing scheme.
A. Voltage Feedback Gains as Bifurcation Parameters
We first keep Kv2 constant and vary Kv1. The bifurcation diagram,
as shown in Fig. 4, shows repeated period-doublings to chaos. Next, we
Fig. 5. Bifurcation diagram with K as bifurcation parameter (K = 4,
K = 5 and m = 1), first period-doubling occurs when K = 4:85.
Fig. 6. Bifurcation diagram with K and K as bifurcation parameters
varying simultaneously (K = 5, m = 1).
keep Kv1 constant and vary Kv2. The bifurcation diagram, as shown
in Fig. 5, again manifests a period-doubling bifurcation. Finally, we
vary Kv1 and Kv2 simultaneously, and the corresponding bifurcation
diagram is shown in Fig. 6. Again, period-doubling bifurcations are
observed.
Remarks: The occurrence of period-doubling bifurcations gener-
ally agrees with previous findings for the buck converter. Intuitively
speaking, if the two converters were identical, the system would reduce
to a buck converter feeding a load. Thus, we may expect period-dou-
bling to occur in the parallel system when the voltage feedback gain is
varied, as it would occur likewise in a buck converter [7], [10]. We will
present detailed analysis in Section V.
B. Current Gain as Bifurcation Parameter
In studying the bifurcation behavior in respect of current gain vari-
ation, we keep m, Kv1 and Kv2 constant, and vary Ki. It is found
that the system remains in stable period-1 operation irrespective of the
choice of Ki. Basically Ki only determines how close the slave fol-
lows the master. The larger Ki is, the closer the slave’s output current
is to the master’s.
C. Current-Sharing Ratio as Bifurcation Parameter
Our final computer investigation is performed for variation of the
current sharing ratiom. This time, we fixKv1,Kv2 andKi at suitable
values such that the system is in stable operation. We varym and collect
bifurcation diagrams which look typically like the one shown in Fig. 7.
In this type of bifurcation, the stable operation suddenly gives way
to chaos. The origin of such a bifurcation is the nonsmooth operation
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Fig. 7. Bifurcation diagram with current sharing ratio m as bifurcation
parameter (K = 3:5, K = 3:5, K = 5).
of the system near the bifurcation point, which has been studied ex-
tensively by Nusse, Ott and Yorke [13] who coined such bifurcation as
border collision bifurcation, and also by Banerjee et al. [11], [14]. To
probe further into this bifurcation, we examine the time-domain wave-
forms of the control voltages vcon1 and vcon2 and see how they cross
the ramp in the process of generating the PWM signals.
In normal operation, vcon1 and vcon2 hit the ramp once per switching
cycle as shown in Fig. 8(a), and the corresponding inductor waveforms
are shown in Fig. 8(b). Now, if we increase m and take a close look
at the waveform, we observe the following qualitative change near the
point of border collision bifurcation.
• Before border collision—When vcon2 is slightly larger than VL,
normal operation is maintained, as shown in Fig. 9(a).
• After border collision—When vcon2 falls below VL, it fails to hit
the ramp. Stable operation is lost and the system bifurcates to
chaos. Fig. 9(b) shows the waveform just after the bifurcation.
The above bifurcation, which has not been observed previously for par-
allel converter systems, indicates that stable operation of such systems
require keeping m below a certain value. In Section VI, we will ana-
lyze the condition under which this bifurcation occurs.
V. ANALYSIS OF PERIOD-DOUBLING BIFURCATION
From the foregoing simulation study, we have identified pe-
riod-doubling bifurcation in a system of parallel buck converters
when the voltage feedback gains are varied. We have also seen how
stability suddenly gives way to chaos when the current sharing ratio is
increased. In this and the next sections we analyze these bifurcations
in terms of a suitable discrete-time model [12]. We will first derive
the model, and examine the Jacobian matrix and the way the system
loses stability.
A. Derivation of the Discrete-Time Map
Our purpose in this subsection is to derive a discrete-time map that
describes the dynamics of a system of two buck converters connected
in parallel, as defined earlier in Section III (see Fig. 3), in the neigh-
borhood of the T -periodic steady state. We let x be the state variables
as defined previously, and further let d1 and d2 be the duty cycle of
Converter 1 (master) and Converter 2 (slave), respectively. The dis-
crete-time map that we aim to find takes the following form:
xn+1 = f(xn; d1; n; d2; n) (8)
where subscript n denotes the value at the beginning of the nth cycle,
i.e., xn = x(nT ). For the closed-loop system, we need also to find the
feedback equations that relate d1; n and d2; n to xn.
The state equations are given in (4) for different switch states. The
order in which the system toggles between the switch states depends
on d1 and d2. We will study periodic orbits for which d2; n > d1; n for
all n as this allows a convenient derivation of the discrete-time model.
In particular, the assumption d2 > d1 is consistent with our simulation
study since rL1 has a lower value than rL2. Note that such an assump-
tion loses no generality.
Recall that if d2 > d1, the state “S1 on and S2 off” should be
omitted. Hence, we have three switch states. These are as follows.
1) For nT < t  nT + d1; nT , both S1 and S2 are turned on.
2) For nT + d1; nT < t  nT + d2; nT , S1 is turned off and S2
remains on.
3) For nT + d2; nT < t  (n+ 1)T , both S1 and S2 are off.
In each switch state, the describing state equation is _x = Ajx+BjE,
where j = 1; 3; 4. (Note that j = 2 does not appear here.) For each
state equation, we can derive the solution, and by stacking up the solu-
tions, xn+1 can be expressed in terms of xn, d1; n and d2; n, i.e.,
xn+1 =4((1  d2; n)T )3((d2;n   d1; n)T )1(d1;nT )xn
+4((1  d2; n)T )3((d2;n   d1; n)T )
 (1(d1;nT )  1)A
 1
1 B1E + 4((1  d2; n)T )
 (3((d2;n   d1; n)T )  1)A
 1
3 B3E
+ (4((1  d2; n)T )  1)A
 1
4 B4E (9)
where 1 is the unit matrix, and j() is the transition matrix corre-
sponding to Aj and is given by
j() = e
A  = 1+
1
k=1
1
k!
A
k
j 
k
; for j = 1; 2; 3; 4: (10)
For parallel-connected buck converters, we letA = A1 = A2 = A3 =
A4 and () = 1() = 2() = 3() = 4(). Hence, (9) can
be written as
xn+1 =(T )xn +(T )A
 1
B1E + ((1  d1; n)T )A
 1
 (B3  B1)E +((1  d2; n)T )A
 1(B4  B3)
 E  A
 1
B4E: (11)
Our next step is to find the feedback relations that connect the duty
cycles and the state variables. The control voltages vcon1 and vcon2, as
given before by (2) and (3), can be rewritten as
vcon1 =U1 + 
T
1 x (12)
vcon2 =U2 + 
T
2 x (13)
where U1 and U2 are constants, and the gain vectors 1 and 2 are

T
1 = [ Kv1 0 0 ] and T2 = [ Kv2 Kim  Ki ]:
(14)
The ramp function can also be rewritten simply as
vramp = + (t mod T ) (15)
where  and  are constants. To find the defining equations for
the duty cycles, we first note that the switches are turned off when
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Fig. 8. Stable period-1 operation. (a) Control voltages and ramp; (b) inductor currents.
Fig. 9. Control voltage waveforms (a) just before border collision bifurcation (m = 3); and (b) just after border collision bifurcation (m = 3:5).
vcon1 = vramp and vcon2 = vramp. Now, define s1(xn; d1; n) and
s2(xn; d1; n; d2; n) as
s1(xn; d1; n)
def
= vcon1   vramp
= U1 + 
T
1 x(d1; nT )  (+ d1; nT )
= U1 + 
T
1 (d1;nT )xn + ((d1;nT )  1)A
 1
B1E
  (+ d1; nT ) (16)
s2(xn; d1; n; d2; n)
def
= vcon2   vramp
= U2 + 
T
2 x(d2; nT )  (+ d2; nT )
= U2 + 
T
2 (d2;nT )xn +(d2;nT )A
 1
B1E
+((d2;n   d1; n)T )A
 1(B3  B1)E
 A
 1
B3E   (+ d2; nT ): (17)
Thus, S1 and S2 are turned off, respectively, when
s1(xn; d1; n) = 0 (18)
s2(xn; d1; n; d2; n) = 0: (19)
Solving (18) and (19), d1; n and d2; n can be obtained. Combining
with (11), we have the discrete-time iterative map for the closed-loop
system.
B. Derivation of the Jacobian Matrix
The Jacobian matrix plays an important role in the study of dynam-
ical systems [15]. The essence of using a Jacobian matrix in the analysis
of dynamical systems lies in the capture of the dynamics in the small
neighborhood of an equilibrium point or orbit (stable or unstable). We
will make use of this conventional method to examine the bifurcation
phenomena in Section V-C. But before we move on, we need to find the
necessary expressions that enable the Jacobian matrix to be computed.
Suppose the equilibrium point is given by x(nT ) = XQ. The Jaco-
bian of the discrete time map evaluated at the equilibrium point can be
written as follows:
J(XQ) =
@f
@xn
 
@f
@d1; n
@s1
@d1; n
 1

@s1
@xn
 
@f
@d2; n
@s2
@d2; n
 1

@s2
@xn
+
@s2
@d1; n
@s1
@d1; n
 1
@s1
@xn
x =X
(20)
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where
@f
@xn
=
@f1
@vn
@f1
@i1; n
@f1
@i2; n
@f2
@vn
@f2
@i1; n
@f2
@i2; n
@f3
@vn
@f3
@i1; n
@f3
@i2; n
(21)
@f
@d1; n
=
@f1
@d1; n
@f2
@d1; n
@f3
@d1; n
T
(22)
@s1
@xn
=
@s1
@vn
@s1
@i1; n
@s1
@i2; n
(23)
@f
@d2; n
=
@f1
@d2; n
@f2
@d2; n
@f3
@d2; n
T
(24)
@s2
@xn
=
@s2
@vn
@s2
@i1; n
@s2
@i2; n
: (25)
Using (16), (17) and (11), we can find all the derivatives in (20). First,
@f=@xn can be found from (11), i.e.,
@f
@xn
= (T ): (26)
Also, direct differentiation gives @f=@d1; n as
@f
@d1; n
=  T((1  d1; n)T )(B3  B1)E: (27)
Likewise, we get @f=@d2;n as
@f
@d2; n
=  T((1  d2; n)T )(B4  B3)E: (28)
From (16), we obtain @s1=@xn readily as
@s1
@xn
= T1 (d1;nT ): (29)
Again, by direct differentiation, we get
@s1
@d1; n
=T1
@(d1; nT )
@d1; n
xn
=T1 (AT(d1; nT ))xn + 
T
1 ((d1;nT )B1T )E   T
=TT1 (d1;nT )(Axn +B1E)  T (30)
and, from (17), we get
@s2
@xn
= T2 (d2;nT ): (31)
Finally, we need to get @s2=@d2; n and @s2=@d1; n. From (17) we have
@s2
@d2; n
=T2
@(d2; nT )
@d2; n
xn + 
T
2
@(d2; nT )A
 1B1
@d2; n
E
+ T2
@((d2;n   d1; n)T )A
 1(B3  B1)
@d2; n
E   T
=T2 (AT(d2;nT )xn + 
T
2 ((d2;nT )B1T )E
+ T2 ((d2;n   d1; n)T )(B3  B1)TE   T
=TT2 (d2;nT )(Axn +B1E)
+ TT2 ((d2;n   d1; n)T )(B3  B1)E   T (32)
@s2
@d1; n
=T2
@((d2;n   d1; n)T )A
 1(B3  B1)E
@d1; n
= TT2 ((d2;n   d1; n)T )(B3  B1)E: (33)
Now, putting all the derivatives into (20) gives (34) as shown at the
bottom of the next page. Numerical algorithms can now be developed
for computing J(XQ) and hence the characteristic multipliers, as will
be shown in the next subsection.
C. Characteristic Multipliers and Period-Doubling Bifurcation
The Jacobian derived in the foregoing subsection provides a means
to evaluate the dynamics of the system. We will, in particular, study
the loci of the characteristic multipliers (also called eigenvalues), the
aim being to find out possible bifurcation scenarios as the voltage feed-
back gains are varied. To find the characteristic multipliers, we solve
the following polynomial equation in , whose roots actually give the
characteristic multipliers
det [1  J(XQ)] = 0 (35)
where J(XQ) is the Jacobian matrix found previously. We will pay
attention to the movement of the characteristic multipliers as Kv1 and
Kv2 are varied. Any crossing from the interior of the unit circle to
the exterior indicates a bifurcation. In particular, if a real characteristic
multiplier goes through  1 as it moves out of the unit circle, a period-
doubling occurs.
Using (34), we can generate loci of characteristic multipliers numer-
ically. Since we are interested here in varying Kv1 and Kv2, we keep
m = 1, thereby ensuring that the system is remote from any border
collision due possibly to large m, as we have seen previously in the
simulation. The parameter values of the system are the same in Tables I
and II and in Figs. 4 and 5. To maintain conciseness, we exemplify here
the typical loci in Tables II and III, which are graphically illustrated in
Figs. 10 and 11. Both loci indicate a period-doubling bifurcation asKv1
and Kv2 vary. This agrees with our simulation results in Section IV.
VI. ANALYSIS OF BORDER COLLISION BIFURCATION WITH RESPECT
TO VARIATION OF CURRENT- SHARING RATIO
As observed in the simulation, a border collision bifurcation occurs
when m increases beyond a certain limit. In this section, we attempt
to analyze this border collision and specifically to find the limit of m
below which the system maintains stable operation. In the following
study, we assume that Kv1 and Kv2 are kept within the stable range
so that the system is remote from any period-doubling bifurcation due
possibly to large Kv1 and Kv2.
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TABLE II
CHARACTERISTIC MULTIPLIERS FOR DIFFERENT VALUES OFK
TABLE III
CHARACTERISTIC MULTIPLIERS FOR DIFFERENT VALUES OFK
Inspection of the locus of the characteristic multipliers reveals that a
sudden “jump” occurs as m increases, which is typical of border colli-
sion bifurcation [11], [13]. Such a bifurcation arises whenvcon1 orvcon2
begins to pass over or under the ramp without hitting it during the whole
switching period. This situation is illustrated in Fig. 12. Asm increases,
the system traverses from one situation where vcon1 and vcon2 both hit
the ramp, to another wherevcon1 orvcon2 misses the ramp. Such a transi-
tion is nonsmooth at the point where vcon1 or vcon2 just misses the ramp,
and at this point, border collision bifurcation occurs.
By studying the expressions of vcon1, vcon2 and vramp, we can es-
timate the critical value of m, at which border collision takes place.
Ignoring the ripple, we have v  Vref in the steady state. Thus, (2) and
(3) can be approximated by
vcon1(t) Voset (36)
vcon2(t) Voset  Ki[i2(t) mi1(t)]: (37)
Fig. 10. Locus of characteristic multipliers as K varies. Arrows indicate
increasing K .
Fig. 11. Locus of characteristic multipliers as K varies. Arrows indicate
increasing K .
Since Voset is always set between VL and VU , vcon1 will always hit
the ramp during a switching cycle. We therefore need only to focus on
vcon2(nT ). As mentioned before, we assume that d2 > d1 in the
neighborhood of T periodic s tate. Also, neglecting the middle
period (d2; n   d1; n)T in the T periodic state and assuming
J(XQ) =(T ) 
 ((1  d1; n)T )(B3  B1)E
T
1 (d1;nT )
T
1
(d1;nT )(Axn +B1E)  
 
 ((1  d2; n)T )(B4  B3)E 
T
2 (d2;nT ) +
 T2 ((d2;n   d1; n)T )(B3  B1)E
T
1 (d1;nT )
T
1
(d1;nT )(Axn +B1E)  
T
2
(d2;nT )(Axn +B1E) + T2 ((d2;n   d1; n)T )(B3  B1)E   
(34)
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Fig. 12. The two possible border collision scenarios.
i2(d1; nT )  mi1(d1;nT ), and neglecting equivalent-series resistance
(ESR) of inductors, we may express i1(nT ) and i2(nT ) as
i1(nT ) = i1(d1; nT ) 
v
L1
(1  d1; n)T (38)
i2(nT ) = i2(d1; nT ) 
v
L2
(1  d1; n)T: (39)
Putting (38) and (39) in (37), we get
vcon2(nT ) = Voset  Kiv(1  d1; n)T
m
L1
 
1
L2
: (40)
Now, we may substitute either vcon2(nT ) = VL or vcon2(nT ) = VU
in (40) to obtain the critical value of m. In particular, putting
vcon2(nT ) = VL in (40) gives
mcrit =
Voset   VL
Kiv(1  d1; n)T
+
1
L2
L1 (41)
where mcrit is the critical value of m at which vcon2 just hits VL at
t = nT . Furthermore, vcon2(nT ) = VU gives a negative value for
m, which is not possible, thus ruling out the possibility of a border
collision with vcon2 hitting VU .
Using the same set of parameter values and voltages as in Sec-
tion IV-C, we find that mcrit = 3:0 which agrees very well with the
bifurcation diagram shown in Fig. 7.
The above result clearly illustrates that the current-sharing ratiom in
a master–slave controlled parallel converter system must be kept below
a certain value in order to ensure stable operation.
VII. CONCLUSION
Despite the popularity of parallel converter systems in power
electronics applications, their bifurcation phenomena are rarely
studied. This paper reports some selected bifurcation phenomena in
a parallel system of two buck converters which share current under
a master–slave control scheme. The study of stability is a complex
issue in this type of system [2], [3]. This paper focuses on the effects
of variation of some voltage feedback gains and current sharing
ratio. It has been found that period-doubling bifurcations are possible
when voltage feedback gains are varied, and that a border collision
bifurcation is also possible when the current-sharing ratio is varied.
These results are useful for practical design of parallel converter
systems to ensure stable period-one operation in the expected stable
region.
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